
Recall: Deadlock is A Deadly type of Starvation

 Starvation: thread waits indefinitely CS162 - Example, low-priority thread waiting for resources constantly in use by high-priority threads **Operating Systems and** Owned Systems Programming Bv · Deadlock: circular waiting for resources Lecture 13 - Thread A owns Res 1 and is waiting for Res 2 Res Res Thread B owns Res 2 and is waiting for Res 1 Owned Wait Memory 1: Address Translation and Virtual Memory Βv For Deadlock ⇒ Starvation but not vice versa - Starvation can end (but doesn't have to) October 12th, 2020 - Deadlock can't end without external intervention Prof. John Kubiatowicz http://cs162.eecs.Berkeley.edu 10/12/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 13.2 Recall: Four requirements for occurrence of Deadlock Recall: Banker's Algorithm · Banker's algorithm assumptions: Mutual exclusion - Every thread pre-specifies is maximum need for resources - Only one thread at a time can use a resource. » However, it doesn't have to ask for the all at once... (key advantage) Hold and wait - Threads may now request and hold dynamically up to the maximum specified - Thread holding at least one resource is waiting to acquire additional number of each resources resources held by other threads · Simple use of the deadlock detection algorithm No preemption - For each request for resources from a thread: - Resources are released only voluntarily by the thread holding the » Technique: pretend each request is granted, then run deadlock detection algorithm, resource, after thread is finished with it and grant request if result is deadlock free (conservative!) Circular wait - Keeps system in a "SAFE" state, i.e. there exists a sequence $\{T_1, T_2, \dots, T_n\}$ with T_1 requesting all remaining resources, finishing, then T_2 requesting all remaining - There exists a set $\{T_1, ..., T_n\}$ of waiting threads resources. etc.. » T_1 is waiting for a resource that is held by T_2 Banker's algorithm prevents deadlocks involving threads and resources by » T_2 is waiting for a resource that is held by T_3 ٠ stalling requests that would lead to deadlock » ... - Can't fix all issues - e.g. thread going into an infinite loop! » T_n is waiting for a resource that is held by T_1 Kubiatowicz CS162 © UCB Fall 2020 Lec 13.3 10/12/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 13.4



Recall: Four Fundamental OS Concepts

Thread: Execution Context

- Fully describes program state
- Program Counter, Registers, Execution Flags, Stack


• Address space (with or w/o translation)

- Set of memory addresses accessible to program (for read or write)
- May be distinct from memory space of the physical machine (in which case programs operate in a virtual address space)
- · Process: an instance of a running program
 - Protected Address Space + One or more Threads
- Dual mode operation / Protection


10/12/20

- Only the "system" has the ability to access certain resources
- Combined with translation, isolates programs from each other and the OS from programs





Lec 13.7



Alternative View: Interposing on Process Behavior

- OS interposes on process' I/O operations – How? All I/O happens via syscalls.
- OS interposes on process' CPU usage – How? Interrupt lets OS preempt current thread
- · Question: How can the OS interpose on process' memory accesses?
 - Too slow for the OS to interpose every memory access
 - Translation: hardware support to accelerate the common case


Kubiatowicz CS162 © UCB Fall 2020

Lec 13.13


10/12/20

10/12/20


- Page fault: uncommon cases trap to the OS to handle




Binding of Instructions and Data to Memory




Binding of Instructions and Data to Memory







Multiprogramming with Protection **Primitive Multiprogramming** Multiprogramming without Translation or Protection - Must somehow prevent address overlap between threads 0xFFFFFFF Can we protect programs from each other Operating without translation? System - Yes: Base and Bound! - Used by, e.g., Cray-1 supercomputer Application2 0x00020000 **NDOWS** 0xFFFFFFF Application1 Operating 0x00000000 System - Use Loader/Linker: Adjust addresses while program loaded into Bound= 0x10000 memory (loads, stores, jumps) » Everything adjusted to memory location of program Base = 0x20000Application2 0x00020000 » Translation done by a linker-loader (relocation) » Common in early days (... till Windows 3.x, 95?) Application1 With this solution, no protection: bugs in any program can 0x00000000 cause other programs to crash or even the OS Kubiatowicz CS162 © UCB Fall 2020 10/12/20 Lec 13.21 10/12/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 13.22




Recall: General Address translation



- Consequently, two views of memory:
 - View from the CPU (what program sees, virtual memory)
 - View from memory (physical memory)
 - Translation box (Memory Management Unit or MMU) converts between the two views
- Translation ⇒ much easier to implement protection!
 - If task A cannot even gain access to task B's data, no way for A to adversely affect B
- With translation, every program can be linked/loaded into same region of user address space



Issues with Simple B&B Method



Fragmentation problem over time

– Not every process is same size \Rightarrow memory becomes fragmented over time


· Missing support for sparse address space

- Would like to have multiple chunks/program (Code, Data, Stack, Heap, etc)

- · Hard to do inter-process sharing
 - Want to share code segments when possible
 - Want to share memory between processes
 - Helped by providing multiple segments per process

Lec 13.26







- · Each segment is given region of contiguous memory
 - Has a base and limit
 - Can reside anywhere in physical memory Kubiatowicz CS162 © UCB Fall 2020

Lec 13.27








Lec 13.31


10/12/20


Example: Four Segments (16 bit addresses)



10/12/20

Example: Four Segments (16 bit addresses)





Example of Segment Translation (16bit address)

	0 0 4 0	•		•			
_	0x240	main:	_⊥a ֆ	a0, varx	-		
	0x244	jal strlen			Seg ID #	Base	Limit
	 0x360	strlen:	 li	\$v0, 0 ;count	0 (code)	0x4000	0x0800
	0x364	loop:	lb	\$t0, (\$a0)	1 (data)	0x4800	0x1400
	0x368		beq	\$r0,\$t0, done	2 (shared) 0xF000	0x1000
	 0x4050	varx	 dw	0x314159	3 (stack)	0x0000	0x3000
	014050	varx	uw	07214122	-		

Let's simulate a bit of this code to see what happens (PC=0x240):

2. Fetch 0x244. Translated to Physical=0x4244. Get "jal strlen" Move 0x0248 \rightarrow \$ra (return address!), Move 0x0360 \rightarrow PC

Example of Segment Translation (16bit address)

0x240	main:	la \$a0, varx				
0x240 0x244	ma111.		strlen	Seg ID #	Base	Limit
				0 (code)	0x4000	0x0800
0x360	strlen:	li	\$v0,0 ;count	1 (data)	0x4800	0x1400
0x364	loop:	1b	\$t0, (\$a0)	T (data)	0x4600	0x1400
0x368		beq	\$r0,\$t0, done	2 (shared)	0xF000	0x1000
			0.011150	3 (stack)	0x0000	0x3000
0x4050	varx	dw	0x314159			

Let's simulate a bit of this code to see what happens (PC=0x240):

- Fetch 0x0240 (0000 0010 0100 0000). Virtual segment #? 0; Offset? 0x240 Physical address? Base=0x4000, so physical addr=0x4240 Fetch instruction at 0x4240. Get "la \$a0, varx" Move 0x4050 → \$a0, Move PC+4→PC
- 2. Fetch 0x244. Translated to Physical=0x4244. Get "jal strlen" Move $0x0248 \rightarrow ra$ (return address!), Move $0x0360 \rightarrow PC$
- Fetch 0x360. Translated to Physical=0x4360. Get "li \$v0, 0" Move 0x0000 → \$v0, Move PC+4→PC

Lec 13.35

Fetch 0x0240 (0000 0010 0100 0000). Virtual segment #? 0; Offset? 0x240 Physical address? Base=0x4000, so physical addr=0x4240 Fetch instruction at 0x4240. Get "la \$a0, varx" Move 0x4050 → \$a0, Move PC+4→PC

10/12/20	Sumple of Segure Translation (16bit address)	Lec 13.37	 Virtual a Segm When it This is For in Need pro For e> Por e> Potata What mu Segm 	Cobservations about Segmentation in on every instruction fetch, load or store address space has holes in thation efficient for sparse address spaces is OK to address outside valid range? is how the stack (and heap?) allowed to grow istance, stack takes fault, system automatically increases a otection mode in segment table xample, code segment would be read-only and stack would be read-write (stores allowed) ust be saved/restored on context switch? that table stored in CPU, not in memory (small) is tore all of processes memory onto disk when switched (context)	
	What if not all segments fit in memory?	_		Problems with Segmentation it variable-sized chunks into physical memory nove processes multiple times to fit everything	

- Limited options for swapping to disk
- 1 11 3
- Fragmentation: wasted space
 - External: free gaps between allocated chunks
 - Internal: don't need all memory within allocated chunks

2) swap in

user space

main memory

- Need finer granularity control over physical memory

Extreme form of Context Switch: Swapping

• What might be a desirable alternative?

» Likely need to send out complete segments
 This greatly increases the cost of context-switching


cess l


backing store

- To make room for next process, some or all of the previous process is moved to disk


- Some way to keep only active portions of a process in memory at any one time

Lec 13.39






Memory Layout for Linux 32-bit (Pre-Meltdown patch!)




Some simple security measures

- Address Space Randomization
 - Position-Independent Code ⇒ can place user code anywhere in address space
 » Random start address makes much harder for attacker to cause jump to code that it seeks to take over
 - Stack & Heap can start anywhere, so randomize placement
- · Kernel address space isolation
 - Don't map whole kernel space into each process, switch to kernel page table
 - Meltdown⇒map none of kernel into user mode!



Kubiatowicz CS162 © UCB Fall 2020

Lec 13.47



-.

Page Table Discussion	Summary				
 What needs to be switched on a context switch? Page table pointer and limit What provides protection here? Translation (per process) and dual-mode! Can't let process alter its own page table! Analysis Pros Simple memory allocation Easy to share Con: What if address space is sparse? E.g., on UNIX, code starts at 0, stack starts at (2³¹-1) With 1K pages, need 2 million page table entries! Con: What if table really big? Not all pages used all the time ⇒ would be nice to have working set of page table in memory Simple Page table isway too big! Does it all need to be in memory? How about multi-level paging? or combining paging and segmentation 	 Segment Mapping Segment registers within processor Segment ID associated with each access				
10/12/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 13.53	10/12/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 13.54				