Recall 61C: Average Memory Access Time · Used to compute access time probabilistically: CS162 AMAT = Hit Rate₁₁ x Hit Time₁₁ + Miss Rate₁₁ x Miss Time₁₁ **Operating Systems and** Hit $Rate_{11} + Miss Rate_{11} = 1$ Hit Time_{L1} = Time to get value from L1 cache. Systems Programming Miss $Time_{l1} = Hit Time_{l1} + Miss Penalty_{l1}$ Miss Penalty_{l1} = AVG Time to get value from lower level (DRAM) Lecture 16 So, AMAT = Hit Time₁₁ + Miss Rate₁₁ x Miss Penalty₁₁ Memory 4: Demand Paging Policies What about more levels of hierarchy? AMAT = Hit Time, + Miss Rate, x Miss Penalty, Miss Penalty₁₁ = AVG time to get value from lower level (L2) = Hit Time_{L2} + Miss Rate_{L2} x Miss Penalty_{L2} October 21st, 2020 Miss Penalty₁₂ = Average Time to fetch from below L2 (DRAM) Prof. John Kubiatowicz $AMAT = Hit Time_{11} +$ http://cs162.eecs.Berkeley.edu Miss Rate₁ x (Hit Time₁₂ + Miss Rate₁₂ x Miss Penalty₁₂) And so on ... (can do this recursively for more levels!) 10/21/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 16.2

Recall: Caching Applied to Address Translation



- Stack accesses have definite locality of reference
- Data accesses have less page locality, but still some...
- Can we have a TLB hierarchy?
- Sure: multiple levels at different sizes/speeds

Kubiatowicz CS162 © UCB Fall 2020

Lec 16.3

10/21/20

Management & Access to the Memory Hierarchy



Kubiatowicz CS162 © UCB Fall 2020



Some questions we need to answer!

- During a page fault, where does the OS get a free frame?
 - Keeps a free list
 - Unix runs a "reaper" if memory gets too full
 - » Schedule dirty pages to be written back on disk
 - » Zero (clean) pages which haven't been accessed in a while
 - As a last resort, evict a dirty page first
- · How can we organize these mechanisms?
 - Work on the replacement policy
- How many page frames/process?
 - Like thread scheduling, need to "schedule" memory resources:
 » Utilization? fairness? priority?
 - Allocation of disk paging bandwidth



• As a program executes it transitions through a sequence of "working sets" consisting of varying sized subsets of the address space



Lec 16.7

10/21/20



- This is a slowdown by a factor of 40!
- What if want slowdown by less than 10%?
 - EAT < 200ns x 1.1 ⇒ p < 2.5 x 10⁻⁶
 - This is about 1 page fault in 400,000!

Lec 16.11

10/21/20

- How to fix? Better replacement policy

the replacement policy

· Policy Misses:

- Caused when pages were in memory, but kicked out prematurely because of

<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></section-header>						
<list-item> Micham 2: Coming up next Thursday (10/29) Ming: 5-774 unless talked to us about a conflict Other conflict - have to have a lead y failed to us about a conflict Other conflict - have to have a lead y failed to us about a conflict Other conflict - have to have a lead y failed to us about a conflict - have to have a lead y failed to us about a conflict - have to have a lead y failed to us about a conflict - have to have a lead y failed to us about a conflict - have to have a lead y failed to us about a conflict - have to have a lead y failed to us about a conflict - have to have a lead y failed to us about a conflict - have to have a lead y failed to us about a conflict - have to have a lead y failed to us about and way and about a failed to the have about a conflict - have a lead y failed to us about failed to the have about a conflict - have a lead y failed to us about and way about a failed to the have about a conflict - have about a conflict - have about a conflict - have a lead y failed to the have about a conflict - have</list-item>		Administrivia (1/2)			Administrivia (2/2)	
<list-item><list-item><list-item><list-item> - Funding 5-778 unless tables due ou a confici . Configne the function of the source of the</list-item></list-item></list-item></list-item>	Midterm 2	: Coming up next Thursday (10/29)		Peer evaluatio	ns for Project 1	
<section-header> 1 → Beate, of course 1 → State, of course, of course,</section-header>	 Timing: Conf Othe Topics: Memory Will REC You You Make Review Se Timing: Kubi Office Let me l 	5-7PM unless talked to us about a conflict flicts with CS170 – same as last time, take CS170 exam after CS162 er conflicts – have to have already talked to us about them up until Lecture 17: Scheduling, Deadlock, Address Translation, V , Caching, TLBs, Demand Paging, I/O QUIRE you to have your zoom proctoring setup working must have screen sharing, audio, and your camera working e sure to get your setup debugged and ready! ession: Tuesday (10/27) 7-9PM, Zoom details announced in Piazza e Hours: M/W 2:00-3:00 know if this doesn't work	/irtual	 You get 20 p » For instan » Less happ » Everything The project g your points n Peer evaluatio They are abo Don't give you US Election coon Voting is one Don't miss the project of the project o	oints for each other partner (in a group of 4, you get ce: happy with all partners, give them each 20 points by with one of them, give 18 to one, 21 to other two, etc g validated by TA in the end of the class, of course grades are a zero-sum game; if you do not contribute hight be distributed to those who do ons are <i>not</i> about giving yourself points (at all) but <i>you</i> evaluating your partners (and they evaluate your parself points (we will just ignore them and rescale your ming up: Don't forget to Vote! to of the most important things you can do if you are a be opportunity!	20 x 3 = 60 pts) to the project, you!) pur partners)
<section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></section-header></section-header>	10/21/20	Kubiatowicz CS162 © UCB Fall 2020	Lec 16.13	– Be sate, of c	OUI'SE Kubiatowicz CS162 © UCB Fall 2020	Lec 16.14
	 Why do Rep Part * FIFO (I Throother the second s	Page Replacement Policy? lacement is an issue with any cache icularly important with pages The cost of being wrong is high: must go to disk Must keep important pages in memory, not toss them out First In, First Out) wo ut oldest page. Be fair – let every page live in memory for same am - throws out heavily used pages instead of infrequently used OM: random page for every replacement ical solution for TLB's. Simple hardware ty unpredictable – makes it hard to make real-time guarantees linimum): lace page that won't be used for the longest time at (provably optimal), but can't really know future past is a good predictor of the future	ount of	 LRU (Least Replace p Programs unlikely to Seems lik How to implet the ending of the ending	Replacement Policies (Con't) Recently Used): bage that hasn't been used for the longest time have locality, so if something not used for a while, be used in the near future. e LRU should be a good approximation to MIN. ement LRU? Use a list: $\begin{array}{c} \hline \end{tabular}$ $\end{tabular}$ use, remove page from list and place at head a is at tail ith this scheme for paging? now immediately when page used so that can change ructions for each hardware access people approximate LRU (more later)	ge position in list
	10/21/20	Kubiatowicz CS162 © UCB Fall 2020	Lec 16.15	• III pracuce,	Kubiatowicz CS162 © UCB Fall 2020	Lec 16.16

Example: FIFO (strawman)

- Suppose we have 3 page frames, 4 virtual pages, and following reference stream:
 - A B C A B D A D B C B
- · Consider FIFO Page replacement:



- FIFO: 7 faults
- When referencing D, replacing A is bad choice, since need A again right away

Kubiatowicz CS162 © UCB Fall 2020 10/21/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 16.17 10/21/20 Lec 16.18 Is LRU guaranteed to perform well? When will LRU perform badly? Consider the following: A B C D A B C D A B C D • Consider the following: A B C D A B C D A B C D • LRU Performs as follows (same as FIFO here): • LRU Performs as follows (same as FIFO here): В Ref: A С D А В С D Α В С D Ref: A В С D А В С D А В С D Page: Page: С 1 Α D В D С В А 1 2 В Α D С В 2 А D С 3 С В A 3 С В Α D - Every reference is a page fault! MIN Does much better: - Every reference is a page fault! Ref: A В С С D Α В D A В С D · Fairly contrived example of working set of N+1 on N frames Page: А В 2 В С 3 С D 10/21/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 16.19 10/21/20 Lec 16.20

Example: MIN / LRU

- Suppose we have the same reference stream: - A B C A B D A D B C B
- Consider MIN Page replacement:

Ref: Page:	A	В	С	A	В	D	A	D	В	С	В
1	А									С	
2		В									
3			С			D					

MIN: 5 faults

- -Where will D be brought in? Look for page not referenced farthest in future
- What will LRU do?
 - Same decisions as MIN here, but won't always be true!



 Nth Chance version of Clock Algorit Nth chance algorithm: Give page N chances OS keeps counter per page: # sweeps On page fault, OS checks use bit: 1 → clear use and also clear counter (used in last sweep) 0 → increment counter; if count=N, replace page Means that clock hand has to sweep by N times without page page is replaced How do we pick N? Why pick large N? Better approximation to LRU If N ~ 1K, really good approximation Why pick small N? More efficient Otherwise might have to look a long way to find free page What about "modified" (or "dirty") pages? Takes extra overhead to replace a dirty page, so give dirty pachance before replacing? Common approach: Clean pages, use N=1 Dirty pages, use N=2 (and write back to disk when N=1) 	hm e being used before	 Which bi Remember of Remember of	Recall: Meaning of PTE bill its of a PTE entry are useful to us for the Clock oer Intel PTE: PTE: Page Frame Number (Physical Page Number) 31-12 Present" bit (called "Valid" elsewhere): =0: Page is invalid and a reference will cause page fault =1: Page frame number is valid and MMU is allowed to Writable" bit (could have opposite sense and be call =0: Page is read-only and cannot be written. =1: Page can be written Accessed" bit (called "Use" elsewhere): =0: Page has not been accessed (or used) since last time =1: Page has been accessed (or used) since last time =1: Page has not been modified (written) since PTE wa =1: Page has changed since PTE was loaded	ts Algorithm? Free 0 D A D U P 11-9 8 7 6 5 4 3 2 1 0 t proceed with translation led "Read-only"): the software set $A \rightarrow 0$ oftware set $A \rightarrow 0$ s loaded
0/21/20 Kubiatowicz CS162 © UCB Fall 2020	Lec 16.25	10/21/20	Kubiatowicz CS162 © UCB Fall 2020	Lec 16.26

Clock Algorithms Variations

- · Do we really need hardware-supported "modified" bit?
 - No. Can emulate it using read-only bit
 - » Need software DB of which pages are allowed to be written (needed this anyway)
 - » We will tell MMU that pages have more restricted permissions than the actually do to force page faults (and allow us notice when page is written)
 - Algorithm (Clock-Emulated-M):
 - » Initially, mark all pages as read-only ($W \rightarrow 0$), even writable data pages. Further, clear all software versions of the "modified" bit $\rightarrow 0$ (page not dirty)
 - » Writes will cause a page fault. Assuming write is allowed, OS sets software "modified" bit \rightarrow 1, and marks page as writable (W \rightarrow 1).
 - » Whenever page written back to disk, clear "modified" bit $\rightarrow 0$, mark read-only

Clock Algorithms Variations (continued)

- Do we really need a hardware-supported "use" bit?
 - No. Can emulate it similar to above (e.g. for read operation)
 - » Kernel keeps a "use" bit and "modified" bit for each page
 - Algorithm (Clock-Emulated-Use-and-M):

 - » Mark all pages as invalid, even if in memory. Clear emulated "use" bits → 0 and "modified" bits → 0 for all pages (not used, not dirty)
 - » Read or write to invalid page traps to OS to tell use page has been used
 - » OS sets "use" bit \rightarrow 1 in software to indicate that page has been "used". Further:
 - 1) If read, mark page as read-only, $W \rightarrow 0$ (will catch future writes) 2) If write (and write allowed), set "modified" bit $\rightarrow 1$, mark page as writable ($W \rightarrow 1$)
 - » When clock hand passes, reset emulated "use" bit $\rightarrow 0$ and mark page as invalid again
 - » Note that "modified" bit left alone until page written back to disk
- Remember, however, clock is just an approximation of LRU!
 - Can we do a better approximation, given that we have to take page faults on some reads and writes to collect use information?
 - Need to identify an old page, not oldest page!
 - Answer: second chance list

Kubiatowicz CS162 © UCB Fall 2020

Kubiatowicz CS162 © UCB Fall 2020

Lec 16.27





Locality In A Memory-Reference Pattern

- Program Memory Access Patterns have temporal and spatial locality
 - Group of Pages accessed along a given time slice called the "Working Set"
 - Working Set defines minimum number of pages for process to behave well
- Not enough memory for Working Set ⇒ Thrashing
 - Better to swap out process?

34	$\sum_{\substack{i=0,\dots,n\\m\in \mathcal{M}_{i}}} \frac{1}{m} \frac$
32	
30	and the second s
28	
26	
24	
22	And Antoneous and Antoneous An
20	
18	
	execution time



Kubiatowicz CS162 © UCB Fall 2020

Lec 16.37





- $\Delta \equiv$ working-set window \equiv fixed number of page references - Example: 10,000 instructions
- WSi (working set of Process Pi) = total set of pages referenced in the most recent Δ (varies in time)
 - if Δ too small will not encompass entire locality
 - if Δ too large will encompass several localities
 - if Δ = ∞ \Rightarrow will encompass entire program
- D = Σ|WSi| = total demand frames
- if D > m \Rightarrow Thrashing
 - Policy: if D > m, then suspend/swap out processes

Kubiatowicz CS162 © UCB Fall 2020

– This can improve overall system behavior by a lot!

10/21/20

Lec 16.38

What about Compulsory Misses?

- Recall that compulsory misses are misses that occur the first time that a page is seen
 - Pages that are touched for the first time
 - Pages that are touched after process is swapped out/swapped back in
- Clustering:
 - On a page-fault, bring in multiple pages "around" the faulting page
 - Since efficiency of disk reads increases with sequential reads, makes sense to read several sequential pages
- Working Set Tracking:
 - Use algorithm to try to track working set of application
 - When swapping process back in, swap in working set

Linux Memory Details?

- Memory management in Linux considerably more complex than the examples we have been discussing
- · Memory Zones: physical memory categories
 - ZONE_DMA: < 16MB memory, DMAable on ISA bus
 - ZONE_NORMAL: 16MB \rightarrow 896MB (mapped at 0xC0000000)
 - ZONE_HIGHMEM: Everything else (> 896MB)
- Each zone has 1 freelist, 2 LRU lists (Active/Inactive)
- Many different types of allocation
 - SLAB allocators, per-page allocators, mapped/unmapped
- · Many different types of allocated memory:
 - Anonymous memory (not backed by a file, heap/stack)
 - Mapped memory (backed by a file)
- · Allocation priorities
 - Is blocking allowed/etc

Lec 16.39

10/21/20

Linux Virtual memory map (Pre-Meltdown)



10/21/20

Pre-Meltdown Virtual Map (Details)

 Kernel memory not generally visible to user - Exception: special VDSO (virtual dynamically linked shared objects) facility that maps kernel code into user space to aid in system calls (and to provide certain actual system calls such as gettimeofday()) Every physical page described by a "page" structure - Collected together in lower physical memory - Can be accessed in kernel virtual space - Linked together in various "LRU" lists For 32-bit virtual memory architectures: - When physical memory < 896MB » All physical memory mapped at 0xC0000000 – When physical memory >= 896MB » Not all physical memory mapped in kernel space all the time » Can be temporarily mapped with addresses > 0xCC000000 For 64-bit virtual memory architectures: All physical memory mapped above 0xFFFF80000000000 10/21/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 16.42

Summarv

- Post Meltdown Memory Map
- Meltdown flaw (2018, Intel x86, IBM Power, ARM) Replacement policies Exploit speculative execution to observe contents of kernel memory - FIFO: Place pages on queue, replace page at end - MIN: Replace page that will be used farthest in future 1: // Set up side channel (array flushed from cache)
 2: uchar array[256 * 4096];
 3: flush(array); // Make sure array out of cache - LRU: Replace page used farthest in past Clock Algorithm: Approximation to LRU 4: try { // ... catch and ignore SIGSEGV (illegal access)
 5: uchar result = *(uchar *)kernel address;// Try access!
 6: uchar dummy = array[result * 40%6]; // leak info!
 7: } catch(){;} // Could use signal() and setjmp/longjmp - Arrange all pages in circular list - Sweep through them, marking as not "in use" 8: // scan through 256 array slots to determine which loaded - If page not "in use" for one pass, than can replace Nth-chance clock algorithm: Another approximate LRU Some details: » Reason we skip 4096 for each value: avoid hardware cache prefetch - Give pages multiple passes of clock hand before replacing » Note that value detected by fact that one cache line is loaded Second-Chance List algorithm: Yet another approximate LRU » Catch and ignore page fault: set signal handler for SIGSEGV, can use setjump/longimp.... - Divide pages into two groups, one of which is truly LRU and managed on page Patch: Need different page tables for user and kernel faults. - Without PCID tag in TLB, flush TLB *twice* on syscall (800% overhead!) Working Set: Need at least Linux v 4.14 which utilizes PCID tag in new hardware to avoid flushing when change address space - Set of pages touched by a process recently Thrashing: a process is busy swapping pages in and out · Fix: better hardware without timing side-channels - Process will thrash if working set doesn't fit in memory - Will be coming, but still in works - Need to swap out a process 10/21/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 16.43 10/21/20 Kubiatowicz CS162 © UCB Fall 2020 Lec 16.44