



**UC Berkeley Teaching Professor Dan Garcia** 

# **Great Ideas** in Computer Architecture (a.k.a. Machine Structures)

561

### **RISC-V Assembly Language**



cs61c.org



### **UC Berkeley** Professor Bora Nikolić





### Great Idea #1: Abstraction (Levels of Representation/Interpretation)





# Assembly Language

- Basic job of a CPU: execute lots of *instructions*.
- Instructions are the primitive operations that the CPU may execute.
  - Like a sentence: operations (verbs) applied to operands (objects) processed in sequence ...
- Different CPUs implement different sets of instructions. The set of instructions a particular CPU implements is an Instruction Set Architecture (ISA).
  - Examples: ARM (cell phones), Intel x86 (i9, i7, i5, i3), IBM Power, IBM/Motorola PowerPC (old Macs), MIPS, RISC-V, ...









## **Book: Programming From the Ground Up**

"A new book was just released which is based on a new concept - teaching computer science through assembly language (Linux x86 assembly language, to be exact). This book teaches how the machine itself operates, rather than just the language. I've found that the key difference between mediocre and excellent programmers is whether or not they know assembly language. Those that do tend to understand computers themselves at a much deeper level. Although [almost!] unheard of today, this concept isn't really all that new -- there used to not be much choice in years past. Apple computers came with only BASIC and assembly language, and there were books available on assembly language for kids. This is why the old-timers are often viewed as 'wizards': they had to know assembly language programming." Berkeley -- slashdot.org comment, 2004-02-05



**RISC-V (4)** 







### Instruction Set Architectures

Early trend was to add more and more instructions to new CPUs to do elaborate operations

- VAX architecture had an instruction to multiply polynomials!
- RISC philosophy (Cocke IBM, Patterson, Hennessy, 1980s) – Reduced Instruction Set Computing
  - Keep the instruction set small and simple, makes it easier to build fast hardware.
  - Let software do complicated operations by composing simpler ones.
  - This went against the convention wisdom of the time. (he who laughs last, laughs best)



















### **RISC-V** Architecture

### New open-source, license-free ISA spec

- Supported by growing shared software ecosystem
- Appropriate for all levels of computing system, from microcontrollers to supercomputers
- 32-bit, 64-bit, and 128-bit variants (we're using 32-bit in class, textbook uses 64-bit)
- Why RISC-V instead of Intel 80x86?
  - RISC-V is simple, elegant. Don't want to get bogged down in gritty details.
  - **RISC-V** has exponential adoption



https://cs61c.org/resources/ **RISC-V (7)** 



### IBM 360 Green Card

ANINI	- A C	- 54		WH 27(14) (27)
And Designed In 191	40.1			CONTRACT AND DESCRIPTION
And in the local sectors		144		and statement with
And a second of the	41.00	10	- 22	and the second second
	122	- 320		and the line was
A DOLLARS AND AND A DOLLARS AN	2000		- 22	and the second sec
and the second s	1.277//	122		and the second second
Contract of the local data and t	1.2	- 22		Conception of the second se
ANNU INC.	100	- 22	- 22.7	And the second s
Area and	and the second	-		States and a second states and
Beauti and Leve.	and the			and the second second
Stands and Link.	- BPL		-	MILLOUT, 47, 801
Bianch and Elters Inf.	BACK.	.00		and the second second
Bugruph and States has	Ball I			WILLIEUT NZ, Mar
deserved part Contradictions	- BOM-	-0.4		WE WE LOUGH THE
Branch on Constitute	S	- 22		941,004148,801
Brench on Caluff	acre.			
Roandh um Column		-	88.	WILDOLKS, BIY
Renaments cars includes a stage.	- BORNEL	-		0010431020839
Branch are reader Loss or Land	BALK	367		##.#3.02(Bit
Contempt for	- 5.00		B(B)	- MAL 44
Contenues lot		- 14	- 104	AD.DELKE.EU
Garman's Desirius (s. at)	1499-11		100	2 10 HOLE A (0 FILID 20 L2 (0 C
Contacted Halforend-Aut	0.00	- 414	314	MILDUIKZ, BUI
Company's Logical 517	CL.M.	10	400	AL 42
Columna Logical (c)	CL.	- 44	PER	#H-,02KK2,801
Correspond & regressive lines	64.67	06	100	COMING AND ADDRESS
Compare Longing Inc.	101.0	-	101	and the loss of th
Charleson's die Wintertre	Arreste -	-	100	OPT CONTACT AND
Concept in Designed	analy .	-		No. 0001 8 2 8 17
Comments and			-	
Concession of the second se	10000	- 76	-	100 M P
Provide Contraction of the Contr	100	1000		Hard Contract of State
Division Description (1985)	100	400	- 22	Daring & Mail Public Training
	Contract -	100	- 22 - 1	strength in the strength into the strength into the strength in the strength in the strength in the strength into the st
A DEC MARKET A DEC MARKET				Service, Miller, Andrewson,
Last and light to at	Contract of		- 22.	grant, with copiestor.
a new prove that and	0.07			and the second second
E-rubation CER http://	- C.	- 22		W1.000183.800
Exchange USA 513				and the second s
Excitivat a CML NUT	. HC.	- 107		CONTRACTOR OF CONTRACT, CO
Enterth			- 800	#P.02002.#25
Hart US YOU	100	- 14	10	CONDITION OF A DECK
Property CD-Hourses	100	-43		101_000(A2_912)
Example and the selection of the selecti		- 091		81,80
Louis Contraction	1.00	- 18		WE ME CONTRACTOR
Annel	1.	- 68	Mint.	HIGHDORE AND A DECKENING
Louis Adams	1.00			41.00(83.83)
Load and Tata lait .	1.7.0	13	mm.	81,82
Low Consideration St.	2.08	12	-	W1.W2
Logal Instantion	8.00	-		ALC DOTAD 421
5 and 68 million	1.60	- 10		doi: 10.0.10.000.000
A next Strength & how of the of	1.000			1011 (M.R. PATAGET)
A start Manager and Sol	5.0x10	100	22	ALC: NOT COMPANY OF COMPANY
A start Manufact (st)	1.000	- 22 -		81.87
A next little in all	Contraction of the local division of the loc	100	227	(Change and
	1.000	24	-	and showing which
Line row room with	Canal Control	22	100	STRUCTURE STRUCT
	(main)	24	24	and the second
1000 C	C.	100		STORE & LLOW TRUE
Move Summerce	ABOUTS	20.9	- 86	
Mine arm criteri				10110, 7, 001, 10100, 12, 000
Marea Dorman	MAG	213	- 88.	D140.000.000000
Multiple	CAMER. C	TC .		#5.M2
Multiple -	.M.	30	PRM.	H1,030X2,62
Multiarly Decorial kit	APP	FIC	85	CHLIANDULIAN
Multiple Hullessel	MIN	40	61.31	01.001X3.831
CON MARY LINE AND	2941		1111	10 1 AC

Garcia, Nikolić

C-V	Reference I	Data	ABITHEMETIC COR RVEEN Molliob Eater	I INSTRUCTION SE	T	0
COLUMN TRACK IN ST	distantical scalar	vara .	MNIEMONIC .	INCHAME -	THE REPORT OF MARKEN	
HUCTIONS IN M	DESCRIPTION (In Verling)	NETT	mi, mile-	B Millight (Warm	Fint - (Black + start stores)	ty Matte
Illion	R[rd] = R[-1] + R[rd]	10	mesh .	R MALLER Sales Hall	NoC-History + Min Designation	10 10
weither (Word)	filmit = filmit + nem	n in	miller.	R MULTING SERVICE	or "its Bird - (Ajori) ? She its 17 the	1.00
and an of the costs	Rini(-Rini) & Rivil		mental .	B. MULTRIP same find	ADD - (NEWLY PERCENTION)	1
1000	Hinti - Ritell & Stans		HD-diam	B. Iffin (hat)	Carl III	
A of the local division of the	H(nd) = PC + (innt, 12%d)		222.934	B. HTV-sh downed	when - to two - when the	19
111	168(m))==8(m2)		298, tute	B BIMANNIA	when carout adverts	-2)
	PC+PC+caran_36/05		anni, distant	B. STreamer Comments	state and the state	- 0
manie than or Papiel	HERDOCO-RED-71		RV64F and RV64D Phy	etters Palat Fature	(interior of Participation)	3.23
	PC+PC+pmm:10/01		\$10, (in 11	1 - Logickieg	and a second second	
Designed .	HER (ALTO-RIAL)	25	fed for	S. Statistics.	Particular in the second second	- 1)
	PD-PC+cmm.1001		Saidi, p. Saidi. S	R ATRI	The second second	
in There	dirite (19/10/19/19/19/19/19/19/19/19/19/19/19/19/19/		ENTRIAL ENVILLE	a Minut	Contraction of the state	.0
mt That: [ Holigned )	HRIPLP(RIPL) PC=PC+[imm,180]	. 25	Smill, A. Prici, H.	a Miller	The strength of the strength	20
ction	iER[/ul][=ELEC] PC-PC+[inne,10/0]		8219.4.4419.4	B Drive	and a state of the second	
RegRonACtor.	rtpst] = CSR_CSR = CSR & -R[[u1]]		Estat.s. frurt.s.	B. Miland Rev.T.	The Toyle There :	
Reglandeller	III)iII > CSR.CSR > CSR & -imits		Daubi. s. Could a	B Manufacture	State of the state	
	All the second property in the second		Parish as from a	in Manual or Street	The Party Course Field	- 71
Replayed	utuit + Car, Can = Car, utuit		Therein, e. Chinese a	R. Wanter Manager, Name	the dist - ut - then	-73
RegRoudd Set	HUMU = CSR; CSR + CSR   mm		Interests, etc. Threads, etc.	II. Income the same	1 Hall - Hard - Hard - Hard	
and the local de	HILL COMPANY AND A DIST.		Reprise Teached	B BUDY servers	First - ( Starborn Shell - First)	
Aug Could Write	Hind - want Carl - Minert		FARTIN, S. Complete	B. Transfer Britstowner,	Datt - to the line of	79
Reg Reads With	ufford a Cart Cart = man			We want the second second	finil-state-i	
Concerning and	Automatic Strength and Starting		Tagnis.s.ibgtis.d	R. Awalds and	Their - mail-strengthing-stre	
IN DRUCKS	Theorem everyor to delegate		Table & Balle &	In Territoria	All with the literation of the	1
a call	Lineary country is electrical electrical		and the second second	n	Field	1)
700.5	Space manages through		Eres.s. Dec.s.	H. HAArman	T(rd) - id had ( + b) will + d had )	1 1
A Date	Systematical willing at the state.		Anna Inc. Anna 14	No. of Concession	19821	
	HICHU		Party and Party of	R Commercial State Street	when a lithub a share a role	2 7
1	idial - actor actor and and		415-R-11C-8	R Commet That Last Dr	<ul> <li>while ubuils strept it is</li> </ul>	1 7
il Regiour	HIMI - PE -4: PE - R[191]+mmm	9.	£19.8.108/0	B Chemister Phase Line: No	ere- stell-literiti-shears is	1
	R[hd] -		PULLER, C. MILESY, B	W county Sype	*[[+1] + 100(9(7)[11])	7,6
	Tablevel Number of Annual Linus		THT. R.R. STRUELA	M. Menc Free Mages	P[of] ~ #[m1r	7
Contered	Rindine 136 parts (Millor) (annual 1200)		101.3.1.101.4.0	Merce in Josepher	如[4] - 1[14]	
derweated.	Windl + addition ( a must Farmer Farmer)			M. Connert from (M to M	scient - mediant (iss it)	
rend	Kind a minimum benefit of a local back and	- 39		E. Constitution and	Altel - menses (Jact)	
	549 Most K 1 + 7 Malufile 1 Samuel B 1 4 Mill		F100, 8.0. 1108. 6.8	B. Connet Aver 12t Juny	the Albert - constraint (\$12 min	
and thereped	stingle because whether however to not			E Constitute and the	the state - most birth and the	3
* Immediate	whell = trinomencers into the		States and Manager and States and State	E Constitution Date:	Sugard Trief - Band Diright Bills	- 11.7
	Non a construction of the second seco	- 9	Date of a constraint action	<ul> <li>E. Constitution</li> </ul>	magned (rd) = them it (or (pid it))	-2.7
	Cartanal Furthered and and and		Enterstrated and and	R. Construction and	ADVIDTO (F) Y IMMEND TO CO.	7
Linegran	whether transmission is the second		利用したも式がも正規	A Canada Helings	Epotential respectives	7
	REAL HEAT REAL		Tretywy a Distant.	R Constantin of the	([reff(agent = 0.01)) (reff) = mager(P(ref))	- 2.7
MF.	Real + Real trans		First. 23. A. Treet. 20. /	B. Connet in 144 hd 104	man manager and amager first it	-23
	MIRDENTITIONNET REPORT FROM		HV64A AAcmis Exten	inte .		
amount .	W[B[141]+00003003+000230300		barrell, a. provid, if	.H. 400	Highly - HIGHLAND,	
Vied	M[60+4]+imm(1545+30,02)(35.0)		annote a service of	R AND	R(a) - M(B(re(C)	
(beorid)	HEAT + REAL V RES/1	0		an analysis	minimiti - wrateriji & mist	F
emediau (Wend)	REAL + March 1 +++ come	. 13	DECEMPTORY IN CONTRACTORY OF A	H HARMEN	PORTAL MARCHINE	-Rest!
MARK .	R[64] + (R[ev1] < R[ec2](71.0)		desemption, p. withdams, of	M. MARINAN Company	ADAL T REPORTS	23
an Development Pa	R[m] = (R[m]] < limit) 7.0 + 0			the Addressed	The Address of the Ad	- Martin
duer thaigyout	Rindl - (Rissil - stari) Y 1 - 0	- I)	and the state of the second se		P AINTY - MERMITERARRIES	1042
an Thinigreed	R[ef] = (R[e(1] < R[e2]) ? 1 · 0	- 20	mental a product it	R. Billious Daspeil	Perf - Mittell	-mutt 21
(Interaction of Workship)	Right - Right i we Right?	1.53	Same a same a	a	Singly without 1	- Certer 1
arth heart (Wyord)	Rind - Himili - imm	1.51	(f)	diam'r.	NUMBER OF STREET 11 POINT	1.00
Wandt	Right - Rivell - Rivell	11	arrows, w. arrowship., 8	R Swys	which a relativity which and	March 1
West Street	Windless Bires 71 holy income	11	Approximation of the second se	II NOR	MUNICIPAL MERINAL AND	F
Confi :	Wint to Wind a Wind?	12	Man Hall	R. Trail Research	BING-METRINICS	
	MERICAL AND	100		-	Reservation on MP[P191]]	
	Right - Right - Right - Right - Right		ALCONOLIS .	Combined	Bial-0.abs Bial 1 5	
	allul - which wheel					
and the second second	aller - aller - and		CORE INSTRUCTS	ON FORMATS		
interest of the second second	and a the space sector		31 11	24 25 24 20 2	9 25 34 32 41	7.6
of the Advanta	from her finds do not the D		B freed?	100	ni fund) et	Opualit
and entered the sizes	by of data to All the 64-but concerns		10001	411100	al basel of	Openda
in the later in	white of the result during right shift			1	(1) (1) (1) (1) (1)	and the second
and signed and una	i posignaaf		5 1000[112	100	The surger of the second	COLUMN DESCRIPTION
and the second se	a spherotice party the righteout 32 hits -	gabe .	50 intro[12]31	-m2	HI JULO JUNE 41	deal abroga
# ADDITION OF TAXABLE			and the second se		and the second se	- amounte
a valla-base of			U I	- brees[31:12]		Person

### **RISC-V** Green Card



# **RISC-V** Origins

- Started in Summer 2010 to support open research and teaching at **UC Berkeley** 
  - Lineage can be traced to RISC-I/II projects (1980s)
- As the project matured, it migrated to RISC-V foundation (www.riscv.org)
- Many commercial and research projects based on RISC-V, open-source and proprietary
  - Widely used in education
- Read more:









### **RISC-II**









# Elements of Architecture: Registers





### Instruction Set

Preliminary discussion of the logical design of an electronic computing instrument<sup>1</sup>

Arthur W. Burks / Herman H. Goldstine / John von Neumann

"instruction sets"

3.1. It is easy to see by formal-logical methods that there exist codes that are in abstracto adequate to control and cause the execution of any sequence of operations which are individually available in the machine and which are, in their entirety, conceivable by the problem planner. The really decisive considerations from the present point of view, in selecting a code, are more of a practical nature: simplicity of the equipment demanded by the code, and the clarity of its application to the actually important problems together with the speed of its handling of those problems. It would take us much too far afield to discuss these questions at all generally or from first principles. We will therefore restrict ourselves to analyzing only the type of code which we now envisage for our machine.

- Instruction set for a particular architecture (e.g. RISC-V) is represented by the Assembly language
- Each line of assembly code represents one instruction for the computer









# Assembly Variables: Registers (1/3)

•Unlike HLL like C or Java, assembly cannot use variables

Why not? Keep Hardware Simple

- •Assembly operands are <u>registers</u>
  - Limited number of special locations built directly into the hardware
  - Operations can only be performed on these!
- Benefit: Since registers are directly in hardware, they're very fast (faster than 0.25ns)

• Recall light is  $3x10^8$ m/s = 0.3m/ns = 30cm/ns = 10cm/0.3ns!!!... where 0.3ns is the clock period of a 3.33GHz computer









### Aside: Registers are Inside the Processor

Processor		Memory	
Control	Enable? Read/Write		
	$\rightarrow$		
Datapath	Address		
Program Counter (PC)		— Bytes	
Registers			
	Write Data	•	
	$\rightarrow$		
	<		
	Read Data		
Arithmetic-Logic			
			L
Proc	essor-Memor	y Interface	I/O-Me
UNIVERSITY OF CALIFORNIA		<b>RISC-V (12)</b>	









### Great Idea #3: Principle of Locality / Memory Hierarchy







### Extremely fast Extremely expensive Tiny capacity





### Jim Gray's Storage Latency Analogy: How Far Away is the Data?



1 Registers





**RISC-V (14)** 



### Jim Gray Turing Award B.S. Cal 1966 Ph.D. Cal 1969





# Assembly Variables: Registers (2/3)



Drawback: Since registers are in hardware, there is a predetermined number of them

- Solution: RISC-V code must be very carefully put together to efficiently use registers
- 32 registers in RISC-V
  - Why 32?

Smaller is faster, but too small is bad. Goldilocks principle ("This porridge is too hot; This porridge is too cold; this porridge is just right")

Each RISC-V register is 32 bits wide (in RV32 variant)

Groups of 32 bits called a word in RV32

P&H textbook uses the 64-bit variant RV64







# Assembly Variables: Registers (3/3)

- Registers are numbered from 0 to 31 Referred to by number x0 – x31
- x0 is special, always holds value zero
  - So only 31 registers able to hold variable values
- Each register can be referred to by number or name
  - Will add names later









### C, Java variables vs. registers

- In C (and most high-level languages) variables declared first and given a type. E.g., int fahr, celsius; char a, b, c, d, e;
- Each variable can ONLY represent a value of the type it was declared as (cannot mix and match int and char variables).
- In assembly language, the registers have no type
  - Operation determines how register contents are treated









# **Comments in Assembly**

- Make your code more readable: comments!
- Hash (#) is used for RISC-V comments
  - anything from hash mark to end of line is a comment and will be ignored
  - This is just like the C99 //
- Note: Different from C.
  - C comments have format /\* comment \*/ so they can span many lines





### omments! ents ine is a





### Aside: Apollo Guidance Computer





179	TC	BANKCALL	#
180	CADR	STOPRATE	#
181	тс	DOWNFLAG	#

### Margaret Hamilton (Wikimedia commons)

245	CAF	CODE500	# ASTRONAUT:	PLEASE CRANK THE
246	TC	BANKCALL		SILLY THING AROUND
247	CADR	GOPERF1		
248	TCF	GOTOPBOH	# TERMINATE	
249	TCF	P63SP0T3	# PROCEED	SEE IF HE'S LYING
888				
251 P63SP014	TC	BANKCALL	# ENTER	INITIALIZE LANDING RADAR
252	CADR	SETPOS1		
253				
254	TC	POSTJUMP	# OFF TO SEE T	HE WIZARD
255	CADR	BURNBABY		



### Assembly code with comments (ABC News, 2018)





TEMPORARY, I HOPE HOPE HOPE TEMPORARY, I HOPE HOPE HOPE PERMIT X-AXIS OVERRIDE



# **Assembly Instructions**

- In assembly language, each statement (called an <u>Instruction</u>), executes exactly one of a short list of simple commands
- Unlike in C (and most other high-level languages), each line of assembly code contains at most 1 instruction
- Instructions are related to operations (=, +, -, \*, /) in C or Java
- Ok, enough already...gimme my RV32!





# RISC-V Add/Sub Instructions







### **RISC-V Addition and Subtraction (1/4)**

Syntax of Instructions: two, three, four one x1, x2, x3 add □ where: one = operation by name • two = operand getting result ("destination," x1) <u>three = 1st operand for operation ("source1," x2)</u> • four = 2nd operand for operation ("source2,"  $\times$ 3) Syntax is rigid: I operator, 3 operands Why? Keep hardware simple via regularity



**RISC-V** (22)







# Addition and Subtraction of Integers (2/4)

Addition in Assembly

- Example: add x1,x2,x3
- Equivalent to: a = b + c (in C)
- where C variables  $\Leftrightarrow$  RISC-V registers are:  $a \Leftrightarrow x1, b \Leftrightarrow x2, c \Leftrightarrow x3$
- Subtraction in Assembly
  - Example: sub x3, x4, x5
  - Equivalent to: d = e f
  - where C variables  $\Leftrightarrow$  RISC-V registers are:  $d \Leftrightarrow x3$ ,  $e \Leftrightarrow x4$ ,  $f \Leftrightarrow x5$



- (in RISC-V)
- (in RISC-V) (in C)





# Addition and Subtraction of Integers (3/4)

How to do the following C statement?

a = b + c + d - e;

- Break into multiple instructions add x10, x1, x2 # a temp = b + c
  - add x10, x10, x3 # a temp = a temp + d
  - sub x10, x10, x4 # a = a temp e
- Notice: A single line of C may break up into several lines of RISC-V.

Notice: Everything after the hash mark on each line is ignored (comments).









How do we do this?

f = (q + h) - (i + j);

Use intermediate temporary register add x5, x20, x21 # a temp = g + h add  $x_{6}$ ,  $x_{22}$ ,  $x_{23}$  # b temp = i + j sub x19, x5, x6 # f = (g + h) - (i + j)









# RISC-V Immediates





Immediates are numerical constants.

- They appear often in code, so there are special instructions for them.
- Add Immediate: addi x3,x4,10 (in RISC-V) f = g + 10 (in C)
  - where RISC-V registers x3, x4 are associated with C variables f, g

Syntax similar to add instruction, except that last argument is a number instead of a register.









### Immediates

- There is no Subtract Immediate in RISC-V: Why? • There are **add** and **sub**, but no **addi** counterpart
- Limit types of operations that can be done to absolute minimum
  - if an operation can be decomposed into a simpler operation, don't include it
  - addi ..., -x = "subi ..., x" => so no "subi"
    - (in RISC-V) addi x3,x4,-10 f = q - 10(in C)
  - where RISC-V registers **x3**, **x4** are associated with C variables f, g, respectively







One particular immediate, the number zero (0), appears very often in code. So the register zero (x0) is 'hard-wired' to value 0; e.g. add x3, x4, x0 (in RISC-V) f = q(in C) • where RISC-V registers x3, x4 are associated with C variables f, g Defined in hardware, so an instruction add x0,x3,x4 will not do anything!



