# Storing Data in Memory



### RV32 So Far...

- Addition/subtraction
  add rd, rs1, rs2
  R[rd] = R[rs1] + R[rs2]
  sub rd, rs1, rs2
  R[rd] = R[rs1] R[rs2]
- Add immediate addi rd, rs1, imm R[rd] = R[rs1] + imm







### Data Transfer: Load from and Store to memory

Processor Control	Enable? Read/Write	Memory	Input
Datapath Program Counter (PC) Registers	Address	Program Bytes Data	Much larger place to hold values, but slower than registers!
Arithmetic-Logic Unit (ALU)	= Store to Memory Read Data = Load fom Memory		Output
y fast, : limited space to hold values! Berkeley	R	ISC-V (32)	Garcia, N

kolić ଚ

ΒY



### Memory Addresses are in Bytes

- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)–works fine if everything is a multiple of 8 bits
- 8 bit chunk is called a byte (1 word = 4 bytes)
- Memory addresses are really in *bytes*, not words
- Word addresses are 4 bytes apart
  - Word address is same as address of rightmost byte
     least-significant byte
     (i.e. Little-endian convention)









### Memory Addresses are in Bytes

- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)—works fine if everything is a multiple of 8 bits
- 8 bit chunk is called a byte (1 word = 4 bytes)
- Memory addresses are really in *bytes*, not words

Least-significant byte in a word ↓

- Word addresses are 4 bytes apart
  - Word address is same as address of rightmost byte
     least-significant byte
     (i.e. Little-endian convention)



Garcia, Nikolić

Least-significant byte gets the smallest address RISC-V (34)



### CS 61C

## Big Endian vs. Little Endian

The adjective endian has its origin in the writings of 18th century writer Jonathan Swift. In the 1726 novel Gulliver's Travels, he portrays the conflict between sects of Lilliputians divided into those breaking the shell of a boiled egg from the big end or from the little end. He called them the "Big-Endians" and the "Little-Endians".

- The order in which BYTES are stored in memory
- Bits always stored as usual (E.g., 0xC2=0b 1100 0010) Consider the number 1025 as we typically write it:

 BYTE3
 BYTE2
 BYTE1
 BYTE0

 00000000
 00000000
 00000000
 00000000

### Big Endian Litt

ADDR3 ADDR2 ADDR1 ADDR0 BYTE0 BYTE1 BYTE2 BYTE3 00000001 00000100 00000000 00000000

### Examples

Names in China or Hungary (e.g., Nikolić Bora) Java Packages: (e.g., org.mypackage.HelloWorld)

Dates in ISO 8601 YYYY-MM-DD (e.g., 2020-09-07)

Eating Pizza crust first



Little Endian ADDR3 ADDR2 ADDR1 ADDR0 BYTE3 BYTE2 BYTE1 BYTE0 000000000 00000000 00000100 00000001

### Examples

Names in the US (e.g., Bora Nikolić)

Internet names (e.g., cs.berkeley.edu)

Dates written in Europe DD/MM/YYYY (e.g., 07/09/2020)

Eating Pizza skinny part first

#### **RISC-V** (35)



# Data Transfer Instructions



### Great Idea #3: Principle of Locality / Memory Hierarchy









### Speed of Registers vs. Memory

- Given that
  - Registers: 32 words (128 Bytes)
  - Memory (DRAM): Billions of bytes
     (2 GB to 64 GB on laptop)
- and physics dictates...
  - Smaller is faster
- How much faster are registers than DRAM??
  - About 50-500 times faster! (in terms of latency of one access tens of ns)
    - But subsequent words come every few ns







### Jim Gray's Storage Latency Analogy: How Far Away is the Data?





Jim Gray Turing Award 1.5 hr B.S. Cal 1966 Ph.D. Cal 1969

1 min



Berkeley

**RISC-V (39)** 

## Load from Memory to Register

C code



- Using Load Word (1w) in RISC-V:
   lw x10,12(x15) # Reg x10 gets A[3]
   add x11,x12,x10 # g = h + A[3]
- Note: x15 base register (pointer to A[0]) 12 – offset in <u>bytes</u>

Offset must be a constant known at assembly time







### **Store from Register to Memory**

C code

int A[100]; A[10] = h + A[3];







**RISC-V (41)** 



## Loading and Storing Bytes

 In addition to word data transfers (lw, sw), RISC-V has byte data transfers:

□ load byte: lb

store byte: sb

- Same format as lw, sw
- E.g., 1b x10,3(x11)



 contents of memory location with address = sum of "3" + contents of register x11 is copied to the low byte position of register x10.





### Example: What is in x12 ?







**RISC-V (43)** 



### Substituting addi

### The following two instructions:

lw x10,12(x15) # Temp reg x10 gets A[3]
add x12,x12,x10 # reg x12 = reg x12 + A[3]
Replace addi:

addi x12, value # value in A[3]

But involve a load from memory! Add immediate is so common that it deserves its own instruction!





Decision Making



### RV32 So Far...

Addition/subtraction

add rd, rs1, rs2 sub rd, rs1, rs2

Add immediate addi rd, rs1, imm

### Load/store

lw rd, rs1, imm
lb rd, rs1, imm
lbu rd, rs1, imm
sw rs1, rs2, imm
sb rs1, rs2, imm







## **Computer Decision Making**

- Based on computation, do something different
- In programming languages: *if*-statement

 RISC-V: *if*-statement instruction is beq reg1, reg2, L1 means: go to statement labeled L1 if (value in reg1) == (value in reg2) ....otherwise, go to next statement

- beq stands for branch if equal
- Other instruction: bne for branch if not equal







- Branch change of control flow
- Conditional Branch change control flow depending on outcome of comparison
  - branch *if* equal (beq) or branch *if not* equal (bne)
  - Also branch if less than (blt) and branch if greater than or equal (bge)
  - And unsigned versions (bltu, bgeu)
- Unconditional Branch always branch
  - a RISC-V instruction for this: jump (j), as in j label







- Assuming translations below, compile *if* block
  - $f \rightarrow \mathbf{x10} \qquad g \rightarrow \mathbf{x11} \qquad h \rightarrow \mathbf{x12}$
  - $i \rightarrow x13$   $j \rightarrow x14$
- if (i == j) bne x13,x14,Exit
   f = g + h; add x10,x11,x12
   Exit:
- May need to negate branch condition







### Example *if-else* Statement

- Assuming translations below, compile
  - $f \rightarrow \mathbf{x10} \qquad g \rightarrow \mathbf{x11} \qquad h \rightarrow \mathbf{x12}$
  - $i \rightarrow x13$   $j \rightarrow x14$







## Magnitude Compares in RISC-V

- General programs need to test < and > as well.
  - RISC-V magnitude-compare branches: "Branch on Less Than" Syntax: blt reg1, reg2, Label Meaning: if (reg1 < reg2) goto Label;</pre> "Branch on Less Than Unsigned" Syntax: bltu reg1, reg2, Label Meaning: if (reg1 < reg2) // treat registers as unsigned integers qoto label;

Also "Branch on Greater or Equal" bge and bgeu Note: No 'bgt' or 'ble' instructions







## Loops in C/Assembly

- There are three types of loops in C:
  - while
  - do ... while
  - □ for
- Each can be rewritten as either of the other two, so the same branching method can be applied to these loops as well.
- Key concept: Though there are multiple ways of writing a loop in RISC-V, the key to decisionmaking is conditional branch







### C Loop Mapped to RISC-V Assembly

int A[20];

int sum = 0;

for (int i=0;

sum +=

	add <mark>x9</mark> , x8, x0	# 2	89=&A[0]
	add <b>x10</b> , x0, x0	#	sum
<b>i</b> < 20; <b>i</b> ++)	add <b>x11</b> , x0, x0	#	i
<[1];	addi <b>x13</b> ,x0, 20	#	<b>x13</b>
L	oop:		
	bge x11,x13,Done	9	
	lw x12, 0(x9)	#	x12 A[i]
	add x10,x10,x12	#	sum
	addi <mark>x9</mark> , <mark>x9</mark> ,4	#	&A[i+1]
	addi <b>x11,x11</b> ,1	#	<b>i</b> ++
	j Loop		
D	one:		





Introduction (53)