



UC Berkeley Teaching Professor Dan Garcia

### **CS61C**

Great Ideas in Computer Architecture (a.k.a. Machine Structures)



UC Berkeley Professor Bora Nikolić

### Introduction to Synchronous Digital Systems (SDS) State





### Accumulator



#### Uses for State Hements

- As a place to store values for some indeterminate amount of time:
  - Register files (like x0-x31 on the RISC-V)
  - Memory (caches, and main memory)
- Help control the flow of information between combinational logic blocks.
  - State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage.


State (3)





### Accumulator Example

Why do we need to control the flow of information?



Want:

```
S=0;
for (i=0;i<n;i++)
S = S + X<sub>i</sub>
```


- Assume
  - Each X value is applied in succession, one per cycle.
  - After n cycles the sum is present on S.







### First try...Does this work?



#### Nope!

- Reason #1... What is there to control the next iteration of the 'for' loop?
- Reason #2... How do we say: 'S=0'?









### Second try...How about this?

 Register is used to hold up the transfer of data to adder.










# Register Details Flip-flops



### Register Details...What's inside?



- n instances of a "Rip-Rop"
- Rip-flop name because the output flips and flops between and 0,1
- D is "data", Q is "output"
- Also called "D-type Hip-Hop"
  - There used to be other types of flip-flops








### What's the timing of a Hip-flop? (1/2)

- Edge-triggered d-type flip-flop
  - This one is "rising edge-triggered"
  - Also called "positive edge"

There also exist "falling edge" FFs

Garcia, Nikolić


 "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."





### What's the timing of a Hip-flop? (2/2)

- Edge-triggered d-type flip-flop
  - This one is "rising edge-triggered"
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."
- Example waveforms (more detail):







CLK

## Accumulator Revisited



### Accumulator Revisited (proper timing 1/2)






- Peset input to register is used to force it to all zeros (takes priority over D input).
- $S_{-1}$  holds the result of the  $i^{th}$ -1 iteration.
- Analyze circuit timing starting at the output of the register.








### Accumulator Revisited (proper timing 2/2)





- reset signal shown.
- Also, in practice X might not arrive to the adder at the same time as S<sub>-1</sub>
- S<sub>i</sub> temporarily is wrong, but register always captures correct value.
- In good circuits, instability never happens around rising edge of clk.








## Pipelining for Performance



### Maximum Clock Frequency

What is the maximum clock frequency of this circuit? (Hint: Frequency = 1/ Period)



Max Delay = CLK-to-Q Delay + CL Delay + Setup Time









### Pipelining to improve performance (1/2)

Extra Registers are often added to help speed up the clock rate.
Timing...





- Note: Delay of 1 clock cycle from input to output.
- Clock period limited by propagation delay of adder/shifter.









### Pipelining to improve performance (2/2)

• Insertion of register allows higher clock frequency.

More outputs per second.











### Recap of Timing Terms

- Clock (CLK) steady square wave that synchronizes system
- Setup Time when the input must be stable <u>before</u> the rising edge of the CLK
- Hold Time when the input must be stable <u>after</u> the rising edge of the CLK
- "CLK-to-Q" Delay how long it takes the output to change, measured from the rising edge of the CLK
- Flip-flop one bit of state that samples every rising edge of the CLK (positive edge-triggered)
- Register several bits of state that samples on rising edge of CLK or on LOAD (positive edge-triggered)








## Finite State Machines



### Finite State Machines (FSM) Introduction

- You have seen FSMs in other classes
  - Same basic idea
- The function can be represented with a "state transition diagram"
- With combinational logic and registers, any FSM can be implemented in hardware.











### Finite State Machine Example: 3 ones...

FSM to detect the occurrence of 3 consecutive 1's in the input.



- Draw the FSM...
  - Assume state transitions are controlled by the clock: on each clock cycle the machine checks the inputs and moves to a new state and produces a new output...










### Hardware Implementation of FSM


- ... Therefore a register is needed to hold the representation of which state the machine is in.
  - Use a unique bit pattern for each state.
- Combinational logic circuit is used to implement a function mapping the input and present state (PS) input to the next state (NS) and output.





### Hardware for FSM: Combinational Logic

Next lecture we will discuss the detailed implementation, but for now can look at its functional specification, truth table form.




PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1







### General Model for Synchronous Systems




- Collection of CL blocks separated by registers.
- Registers may be back-to-back and CL blocks may be back-to-back.
- Feedback is optional.
- Clock signal(s) connects only to clock input of registers.







### Design Hierarchy









#### "And In conclusion..."

- State elements are used to:
  - Build memories
  - Control the flow of information between other state elements and combinational logic
- D-flip-flops used to build registers
- Clocks tell us when D-flip-flops change
  - setup and hold times are important
- We pipeline long-delay CL for faster clock
- Finite state machines extremely useful
  - You'll see them again 151A, 152, 164, 172, ...





