



UC Berkeley Teaching Professor Dan Garcia

Great Ideas in Computer Architecture (a.k.a. Machine Structures)

656





cs61c.org



UC Berkeley Professor Bora Nikolić



Direct Mapped Caches





Direct-Mapped Cache (1/4)

- In a direct-mapped cache, each memory address is associated with one possible block within the cache
 - Therefore, we only need to look in a single location in the cache for the data if it exists in the cache
 - Block is the unit of transfer between cache and memory




Caches II (3)





Direct-Mapped Cache (2/4)



4 Byte Direct Mapped Cache

Block size = 1 byte Cache Location 0 can be Memory location 0, 4, 8, ...


location that is multiple of 4

What if we wanted a block to be bigger than one byte?





Direct-Mapped Cache (2/4)



8-Byte Direct Mapped Cache




Block size = 2 bytes

- When we ask for a byte, the controller finds out the right block,
 - How does it know right block?
 - How do we select the byte?
- How does it know WHICH colored
 - What do you do at baggage claim?





Direct-Mapped Cache (2/4)





Issues with Direct-Mapped

- Since multiple memory addresses map to same cache index, how do we tell which one is in there?
- What if we have a block size > 1 byte?
- Answer: divide memory address into three fields

tttttttttttt	iiiiiiii
tag	index
to check	to
if have	select
correct block	block



Caches II (7)







Direct-Mapped Cache Terminology

- All fields are read as <u>unsigned</u> integers.
- Index
 - specifies the cache index (which "row"/block of the cache we should look in)
- Offset
 - once we've found correct block, specifies which byte within the block we want
- Tag
 - the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same location



Caches II (8)



Cache Mnemonic (Thanks Uncle Dan!)


AREA (cache size, B) = HEGHT (# of blocks) * WIDTH (size of one block, B/block)

TagIndexOffset

HEGHT (# of blocks)



Caches II (9)




Direct Mapped Example





Direct-Mapped Cache Example (1/3)



Determine the size of the tag, index and offset fields if using a 32-bit arch (RV32)

Offset

- need to specify correct byte within a block
- block contains 2 bytes
- $= 2^{1}$ bytes need 1 bit to specify correct byte



Caches II (11)





Direct-Mapped Cache Example (2/3)

Index: (~index into an "array of blocks")

- need to specify correct block in cache
- cache contains 8 $B = 2^3$ bytes
- block contains $2 B = 2^1$ bytes
- # blocks/cache

- bytes/cache bytes/block
- = 2³ bytes/cache 2¹ bytes/block
 - 2² blocks/cache

need 2 bits to specify this many blocks



Caches II (12)



Direct-Mapped Cache Example (3/3)

Tag: use remaining bits as tag

- \neg tag length = addr length offset index = 32 - 1 - 2 bits = 29 bits
- so tag is leftmost 29 bits of memory address
- Tag can be thought of as "cache number"
- Why not full 32-bit address as tag?
 - All bytes within block need same address
 - Index must be same for every address within a block, so it's redundant in tag check, thus can leave off to save memory







Memory Access without Cache

- Load word instruction: lw t0, 0(t1)
- t1 contains 1022_{ten}, Memory[1022] = 99
 - 1. Processor issues address 1022_{ten} to Memory
 - 2. Memory reads word at address 102_{ten} (99)
 - 3. Memory sends 99 to Processor
 - 4. Processor loads 99 into register ±0



0(t1)022] = 99

lemory _{ten} (99)






Memory Access with Cache

- Load word instruction: lw t0, 0(t1)
- $t1 \text{ contains } 1022_{ten}, \text{Memory}[1022] = 99$
- With cache (similar to a hash)
 - Processor issues address 1022_{ten} to Cache 1.
 - 2. Cache checks to see if has copy of data at address 1022_{ten}
 - 2a. If finds a match (Hit): cache reads 99, sends to processor
 - 2b. No match (Miss): cache sends address 1022 to Memory
 - Memory reads 99 at address 1022_{ten} .
 - Memory sends 99 to Cache ||.
 - III. Cache replaces word with new 99
 - IV. Cache sends 99 to processor
 - Processor loads 99 into register t0 3.





Solving Cache problems





Caches II (16)

CC)

BY NC SA

Cache Terminology





Caching Terminology

- When reading memory, 3 things can happen:
 - cache hit:

cache block is valid and contains proper address, so read desired word

- cache miss: nothing in cache in appropriate block, so fetch from memory
- cache miss, block replacement: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory (cache always copy)



Caches II (18)





Cache Temperatures

- Cold
 - Cache empty
- Warming
 - Cache filling with values you'll hopefully be accessing again soon
- Warm
 - Cache is doing its job, fair % of hits
- Hot
 - Cache is doing very well, high % of hits



Caches II (19)





Cache Terms

- Hit rate: fraction of access that hit in the cache
- Miss rate: 1 Hit rate
- Miss penalty: time to replace a block from lower level in memory hierarchy to cache
- Hit time: time to access cache memory (including tag comparison)
- Abbreviation: "\$" = cache ...a Berkeley innovation!



Caches II (20)





One More Detail: Valid Bit

- When start a new program, cache does not have valid information for this program
- Need an indicator whether this tag entry is valid for this program
- Add a "valid bit" to the cache tag entry $0 \rightarrow$ cache miss, even if by chance, address = tag $1 \rightarrow$ cache hit, if processor address = tag




Caches II (21)



Example: 16 KB Direct-Mapped Cache, 16B blocks

Valid bit: determines whether anything is stored in that row (when computer initially powered up, all entries invalid) Valid





Caches II (22)





"And in Conclusion..."

- We have learned the operation of a direct-mapped cache
- Mechanism for transparent movement of data among levels of a memory hierarchy
 - set of address/value bindings
 - \neg address \rightarrow index to set of candidates
 - compare desired address with tag
 - service hit or miss



Caches II (23)





